
COMMERCIALTEMPERATURERANGE
IDTCV142
PROGRAMMABLEFLEXPCCLOCKFORP4PROCESSOR
1
FEBRUARY 2005
IDTCV142
COMMERCIAL TEMPERATURE RANGE
PROGRAMMABLE FLEXPC
CLOCK FOR P4 PROCESSOR
SRC CLK
Output Buffer
Stop Logic
48MHz/96MHz
Output BUffer
IREF
SRC[5:1]
48MHz
DOT96
PLL2
SSC
N Programmable
PLL3
PCI[3:0], PCIF[1:0]
SM Bus
Controller
SEL
100/96MHz
Control
Logic
SDATA
SCLK
VTT_PWRGD#/PD
FSA.B.C
XTAL
Osc Amp
CPU CLK
Output Buffer
Stop Logic
IREF
XTAL_IN
XTAL_OUT
CPU[1:0]
REF
CPU_ITP/SRC7
PLL1
SSC
N Programmable
ITP_EN
PCI_STOP#
CPU_STOP#
CLKREQA#
CLKREQB#
SEL100/96#
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
2005 Integrated Device Technology, Inc.
DSC 6584/18
FEATURES:
Power management control suitable for notebook applications
One high precision PLL for CPU, SSC and N programming
One high precision PLL for SRC/PCI, supports 100MHz output
frequency, SSC and N programming
One high precision PLL for 96MHz/48MHz
Band-gap circuit for differential outputs
Support spread spectrum modulation, –0.5 down spread and
others
Support SMBus block read/write, index read/write
Selectable output strength for REF
Allows for CPU frequency to change to a slower frequency to
conserve power when an application is less execution-
intensive
Smooth transition for N programming
Available in TSSOP package
FUNCTIONAL BLOCK DIAGRAM
DESCRIPTION:
IDTCV142isa56pinclockdevice,complyingwithIntelCK410Mrequirements
for Intel advance P4 processors. The CPU output buffer is designed to support
up to 400MHz processor. This chip has three PLLs inside for CPU, SRC/PCI,
and 48MHz/DOT96 IO clocks. This device also implements Band-gap
referenced IREF to reduce the impact of VDD variation on differential outputs,
which can provide more robust system performance. Each CPU/SRC has its
own Spread Spectrum selection.
OUTPUTS:
2*0.7V current –mode differential CPU CLK pair
6*0.7V current –mode differential SRC CLK pair
One CPU_ITP/SRC selectable CLK pair
6*PCI, 2 free running, 33.3MHz
1*96MHz, 1*48MHz
1*REF
KEY SPECIFICATIONS:
CPU/SRC CLK cycle to cycle jitter < 85ps
SATA CLK cycle to cycle jitter < 85ps
PCI CLK cycle to cycle jitter < 250ps